Tradeoffs between settling time and jitter in phase locked loops | IEEE Conference Publication | IEEE Xplore