Trusted verification test bench development for Phase-Locked Loop (PLL) hardware insertion | IEEE Conference Publication | IEEE Xplore