On a parallel decimal multiplier based on hybrid 8421–5421 BCD recoding | IEEE Conference Publication | IEEE Xplore