Yield aware inter-logic-layer communication in 3-D ICs: Early design stage recommendations | IEEE Conference Publication | IEEE Xplore