Low-power loop pipelining mapping onto CGRA utilizing variable dual VDD | IEEE Conference Publication | IEEE Xplore