A hybrid chaos-based pseudo-random bit generator in VHDL-AMS | IEEE Conference Publication | IEEE Xplore