Post-silicon tuning aware wafer matching algorithm for 3d integration of ICs | IEEE Conference Publication | IEEE Xplore