Dynamic power reduction through process and design optimizations on CMOS 80 nm embedded non-volatile memories technology | IEEE Conference Publication | IEEE Xplore