A medium-grained reconfigurable architecture targeting high-level synthesis implementation | IEEE Conference Publication | IEEE Xplore