Low-power all-digital ΔΣ TDC with bi-directional gated delay line time integrator | IEEE Conference Publication | IEEE Xplore