Sub-ps resolution programmable delays implemented in a Xilinx FPGA | IEEE Conference Publication | IEEE Xplore