PAOA: A power and area optimization approach of reed-muller logic circuits | IEEE Conference Publication | IEEE Xplore