A Temperature and Process Corner Insensitive Design Method for Digital Circuits in 40nm CMOS | IEEE Conference Publication | IEEE Xplore