Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS | IEEE Conference Publication | IEEE Xplore