A Disturb Free Read Port 8T SRAM Bitcell Circuit Design with Virtual Ground Scheme | IEEE Conference Publication | IEEE Xplore