Quantum Logic Synthesis with Formal Verification | IEEE Conference Publication | IEEE Xplore