Efficient Hardware Implementation of Cube Architecture using Yavadunam Sutra on FPGA | IEEE Conference Publication | IEEE Xplore