Crossbar latch-based combinational and sequential logic for nano FPGA | IEEE Conference Publication | IEEE Xplore