Multivalued Logic for Reduced Pin Count and Multi-site SoC Testing | IEEE Conference Publication | IEEE Xplore