Towards Feasible Implementations of Low-Latency Multi-writer Atomic Registers | IEEE Conference Publication | IEEE Xplore