An improved BCD adder using 6-LUT FPGAs | IEEE Conference Publication | IEEE Xplore