Modified TSPC clock dividers for higher frequency division by 3 and lower power operation | IEEE Conference Publication | IEEE Xplore