Loading [a11y]/accessibility-menu.js
A fast reliability-aware approach for analogue integrated circuits based on Pareto fronts | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 27 January, the IEEE Xplore Author Profile management portal will undergo scheduled maintenance from 9:00-11:00 AM ET (1400-1600 UTC). During this time, access to the portal will be unavailable. We apologize for any inconvenience.

A fast reliability-aware approach for analogue integrated circuits based on Pareto fronts


Abstract:

Reliability becomes a critical challenge in analogue integrated circuits (ICs) design in deep sub-micron region. In order to manufacture ICs with high quality, methodolog...Show More

Abstract:

Reliability becomes a critical challenge in analogue integrated circuits (ICs) design in deep sub-micron region. In order to manufacture ICs with high quality, methodology and analysis must include reliability consideration in design loop. In this paper, we propose a new statistical reliability-aware approach to evaluate circuit performance under ageing effects and process variations. BSIM4 transistor physical parameters are investigated. The non-dominated sorting-based multi-objective evolutionary algorithms is used to find the worst-case aged circuit performances. This approach is studied with a two stage Miller-operational-amplifier (Op-Amp) with 65nm CMOS technology. Simulation results show that the Op-Amp is HCI non-sensitive but suffer from NBTI degradation. Compared to traditional Monte-Carlo method, simulation time is reduced to 40%, with a trade-off of only 0.05% to 1.7% accuracy loss.
Date of Conference: 16-19 June 2013
Date Added to IEEE Xplore: 05 August 2013
ISBN Information:
Conference Location: Paris, France

References

References is not available for this document.