A 0.18 μm CMOS multilayer and low resistive load architecture dedicated for LoC applications | IEEE Conference Publication | IEEE Xplore