A probabilistically analysable cache implementation on FPGA | IEEE Conference Publication | IEEE Xplore