A 4×4-bit multiplier LSI implementation of two phase clocking subthreshold adiabatic logic | IEEE Conference Publication | IEEE Xplore