A wideband MDLL with jitter reduction scheme for forwarded clock serial links in 40 nm CMOS | IEEE Conference Publication | IEEE Xplore