Design of an area-efficient partial-sum architecture for polar decoders based on new matrix generator | IEEE Conference Publication | IEEE Xplore