Design of a DCO based on worst-case delay of a self-timed counter and a digitally controllable delay path | IEEE Conference Publication | IEEE Xplore