Channel analysis for a 6.4 Gb/s DDR5 data buffer receiver front-end | IEEE Conference Publication | IEEE Xplore