Verification of custom circuit designs for parametric variation defects has become a must-have procedure for today's nanometer designs. Statistical analysis of circuits poses a challenge because the simulation effort is often high, and the accuracy of some statistical analysis methods is difficult to assess. This paper gives an overview of various approaches to address statistical parametric analysis with respect to their efficiency and reliability.