All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping | IEEE Conference Publication | IEEE Xplore