Triple Clock Boosted Voltage Multiplier: A Design Strategy to Heavily Reduce Rise Time | IEEE Conference Publication | IEEE Xplore