Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process | IEEE Conference Publication | IEEE Xplore