Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA | IEEE Conference Publication | IEEE Xplore