The design of a latency constrained, power optimized NoC for a 4G SoC | IEEE Conference Publication | IEEE Xplore