A Low-Latency and Memory-Efficient On-chip Network | IEEE Conference Publication | IEEE Xplore