A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects | IEEE Conference Publication | IEEE Xplore