Effective Processor Model Generation from Instruction Set Simulator to Hardware Design | IEEE Conference Publication | IEEE Xplore