At-speed self-testing of high-performance pipe-lined processing architectures | IEEE Conference Publication | IEEE Xplore