Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools | IEEE Conference Publication | IEEE Xplore