Area and power savings via buffer reorganization in asymmetric 3D-NoCs for heterogeneous 3D-SoCs | IEEE Conference Publication | IEEE Xplore