Asynchronous clock generator for a 14-bit two-stage pipelined SAR ADC in 0.18 μm CMOS | IEEE Conference Publication | IEEE Xplore