Natural logarithm and division floating-point high throughput co-processor implemented in FPGA | IEEE Conference Publication | IEEE Xplore