Variable-accuracy bit-serial multiplication with row bypassing for ultra low power | IEEE Conference Publication | IEEE Xplore