Master-Clone Placement with Individual Clock Tree Implementation – a Case on Physical Chip Design | IEEE Conference Publication | IEEE Xplore