Instruction Extension of a RISC-V Processor Modeled with IP-XACT | IEEE Conference Publication | IEEE Xplore