A mixed mode design flow for multi GHz ADPLLs | IEEE Conference Publication | IEEE Xplore