Architecture-level analysis and evaluation of transient errors on NoC | IEEE Conference Publication | IEEE Xplore