Novel SRAM bias control circuits for a low power L1 data cache | IEEE Conference Publication | IEEE Xplore